JUN 2 1 2006 STANDENANTOR



PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Docket No: Q92356

Sumio OGAWA, et al.

Appln. No.: 10/564,626

Group Art Unit: Not Yet Assigned

Confirmation No.: Not Yet Assigned

Examiner: Not Yet Assigned

Filed: January 13, 2006

For:

SEMICONDUCTOR MEMORY DEVICE

SUBMISSION OF INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

For the Examiner's convenience, enclosed herewith is a copy of the English translation of the International Preliminary Report on Patentability (IPRP). It is assumed that copies of the cited references as required by §371(c) will be supplied directly by the International Bureau, but if further copies are needed, the undersigned will undertake to provide them upon request.

Respectfully submitted,

SUGHRUE MION, PLLC Telephone: (202) 293-7060

Facsimile: (202) 293-7860

 $\begin{array}{c} \text{WASHINGTON OFFICE} \\ 23373 \\ \text{CUSTOMER NUMBER} \end{array}$

Date: June 21, 2006

Doward L. Bernstein Registration No. 25,665 ٠,

PATENT COOPERATION TREATY

From the INTERNATIONAL BUREAU

PCT

NOTIFICATION OF TRANSMITTAL
OF COPIES OF TRANSLATION
OF THE INTERNATIONAL PRELIMINARY REPORT
ON PATENTABILITY
(CHAPTER I OR CHAPTER II
OF THE PATENT COOPERATION TREATY)
(PCT Rules 44bis.3(c) and 72.2)

To:

KUDOH, Minoru 6F, Kadoya Bldg. 24-10, Minamiool 6-chome Shinagawa-ku, Tokyo 1400013 JAPON



	OFFICE		
Date of mailing (day/month/year) 26 May 2006 (26.05.2006)			
Applicant's or agent's file reference 04PCFP1015	IMPORTANT NOTIFICATION		
International application No. PCT/JP2004/009959	International filing date (day/month/year) 13 July 2004 (13.07.2004)		
Applicant ELPIDA ME	MORY, INC. et al		
1. Transmittal of the translation to the applicant.			
The International Bureau transmits herewith a copy of patentability (Chapter I).	the English translation of the international preliminary report on		
The International Bureau transmits herewith a copy of patentability (Chapter II).	the English translation of the international preliminary report on		
2. Transmittal of the copy of the translation to the designated o	or elected Offices.		
The International Bureau notifies the applicant that copies of the Offices requiring such translation:	hat translation have been transmitted to the following designated or elected		
None			
The following designated or elected Offices, having waived the translation from the International Bureau only upon their reques	e requirement for such a transmittal at this time, will receive copies of that		
EC. FE. EG. EP. ES. FI. GB. GD. GE. GH. GM. HR. I	3W, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EA, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, D, NZ, OA, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, N, YU, ZA, ZM, ZW		
3. Reminder regarding translation into (one of) the official lang	guage(s) of the elected Office(s).		
The applicant is reminded that, where a translation of the inter- must contain a translation of any annexes to the international pro-	mational application must be furnished to an elected Office, that translation reliminary report on patentability (Chapter II).		
It is the applicant's responsibility to prepare and furnish applicable time limit (Rule 74.1). See Volume II of the PCT	such translation directly to each elected Office concerned within the Applicant's Guide for further details.		
	Authorized officer		
The International Bureau of WIPO			

34, chemin des Colombettes 1211 Geneva 20, Switzerland

Masashi Honda

Facsimile No.+41 22 740 14 35

Facsimile No.+41 22 338 70 10

...

PATENT COOPERATION TREATY

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY (Chapter I of the Patent Cooperation Treaty)

(PCT Rule 44bis)

international filing date (day/month/year) 13 July 2004 (13.07.2004)	Priority date (day/month/year) 15 July 2003 (15.07.2003)	
edition unless older edition indicated) T/ISA/237		
	3 July 2004 (13.07.2004) dition unless older edition indicated)	3 July 2004 (13.07.2004) 15 July 2003 (15.07.2003) dition unless older edition indicated)

1	· This internat International	ional preliminary r Searching Author	report on patentability (Chapter lity under Rule 44 bis.1(a).	l) is issued by the International Bureau on behalf of the
2.	In the attache	ed sheets, any refer	al of 8 sheets, including this cov rence to the written opinion of the report on patentability (Chapter	ne International Searching Authority should be read as a reference
3.	This report o	ontains indication:	relating to the following items:	:
	X F	Box No. I	Basis of the report	
<u> </u>	I	Box No. II	Priority	·
	I	Box No. III	Non-establishment of opini applicability	on with regard to novelty, inventive step and industrial
	I	Box No. IV	Lack of unity of invention	
	× i	Box No. V		Article 35(2) with regard to novelty, inventive step or industrial explanations supporting such statement
	\boxtimes	Box No. VI	Certain documents cited	
	1	Box No. VII	Certain defects in the intern	national application
		Box No. VIII	Certain observations on the	e international application
4.	The Internat not, except v date (Rule 4	where the applican	communicate this report to design to the sign of the communicate this request under the communicate the communicate the communicate the communicate the communicate the communicate this report to design of the communicate the c	gnated Offices in accordance with Rules 44bis.3(c) and 93bis.1 but at Article 23(2), before the expiration of 30 months from the priority
				Date of issuance of this report
				15 May 2006 (15.05.2006)
	Th	ie International Bu 34, chemin des C	olombettes	Authorized officer Masashi Honda
Facsi	1211 Geneva 20, Switzerland Sessimile No. +41 22 740 14 35			Telephone No. +41 22 338 70 10

Form PCT/IB/373 (January 2004)

From the	ial Searchin		TENT COOPER	ATION TREA	TRANS	FLATTON
To:		01,00			PCT	LATTON
					RITTEN OPINION OF TE WONAL SEARCHING AU (PCT Rule 43bis.1)	re
				Date of mailing (day/month/year)		
	gent's file referenc	æ		FOR FURTHER	ACTION	
04PCFP	1015				See paragraph 2 below	
International ap	plication No. 2004/009	959	International filing date	(day/month/year)	Priority date (day/month/year 15.07.2003	r)
			national classification ar		120.07.2003	
Applicant ELPIDA	MEMORY,	INC.				
1. This c	minion contains in	dications rela	ting to the following item	8.		
	Box No. I	Basis of the		•		
	Box No. II	Priority	•			
	Box No. III	Non-establi	shment of opinion with re	gard to novelty, inven	tive step and industrial applical	bility
	Box No. IV	Lack of unit	ry of invention		·	
	Box No. V		telement under Rule 43bi; y; citations and explanation		novelty, inventive step or indu	strial
	Box No. VI	Certain doc	uments cited	~	RREC	IED
	Box No. VII	Certain defe	ects in the international ap	pplication .		17/
	Вох №. УШ	Cectain obs	ervations on the internation	onal application	VERSIC	אוע
2 FUR	THER ACTION			`	▼ •	
Intent than	national Prelimina this one to be the	ry Examining 1P6A and the	Authority ("TPEA") exce	pt that this does not ag d the International Bu	ill be considered to be a wr oply where the applicant choos were under Rule 66.1 <i>bis</i> (b) tha	es an Authority other
writte PCT/	en reply together.	where appro the expiration	priate, with amendments n of 22 months from the p	i, before the expiratio	A, the applicant is invited to so of 3 months from the date respires later.	
l	urther details, see					
Name and mai	ling address of the	ISA/JP		Authorized officer		

Telephone No.

Form PCT/ISA/237 (cover sheet) (January 2004)

International application No.
PCT/JP2004/009959

Box	No. I	Basts of this opinion
1.	With filed	regard to the language, this opinion has been established on the basis of the international application in the language in which it was unless otherwise indicated under this item.
		This opinion has been established on the basis of a translation from the original language into the following language
	-	, which is the language of a translation furnished for the purposes of international search (under
		Rule 12.3 and 23.1(b)).
2.	With	regard to any nucleotide and/or amino acid sequence disclosed in the international application and necessary to the claimed atton, this opinion has been established on the basis of:
	8.	type of material
		a sequence listing
		table(s) related to the sequence listing
	b.	format of material
		in written format
		in computer readable form
	c.	time of filing/furnishing
		contained in the international application as filed.
		filed together with the international application in computer readable form.
		furnished subsequently to this Authority for the purposes of search.
3.		In addition, in the case that more than one version or copy of a sequence listing and/or table(s) relating thereto has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.
4.	Add	litional comments:
	•	·
		(
1		

International application No.
PCT/JP2004/009959

Box			le 43bis.1(a)(i) with regard to novelty, inventive slep or industrial applicability; porting such statement	
1.	Statement			
	Novelty (N)	Claims	1-12	YES
	•	Claims		NO.
	Inventive step (IS)	Claims	5, 6, 8-10	_ YE
		Claims	1-4, 7, 11, 12	NO.
	Industrial applicability (IA)	Claims	1-12	_ YE
		Claims		N

2. Citations and explanations:

Document 1: JP 2002-367393 A (Samsung Electronics Co., Ltd.), 20 December 2002, Par.

Nos. 0010 to 0037, 0043 to 0060; Figs. 1 to 7 & US 2002/196684 A1 & KR

2002/092520 A

Document 2: JP 2004-039098 A (Kabushiki Kaisha Runesasu Technology), 05 February

2004, Par. Nos. 0019 to 0066; Figs. 1 to 6 & US 2004/0004866 A1

Claims 1-4

The inventions described in claims 1-4 do not appear to involve an inventive step based on document 1 cited in the ISR.

The "submemory cell array block MCA" and "subredundant memory cell array block RMCA," described in document 1 (Par. No. 0011) correspond to the "memory block" and "redundancy memory block," respectively, described in claim 1.

The structure of "providing one redundant memory cell array block RBLK for all of the memory cell array blocks BLK1 through BLK4," described in document 1 (Fig. 1 and Par. No. 0013) is different from "a plurality of redundancy memory blocks corresponding to each of the plurality of memory blocks," described in claim 1; however, because document 1 states that "the structure may include redundant memory array blocks for each of the memory cell array blocks BLK1 through BLK4" (on Fig. 1 and Par. No. 0013) structuring in the same manner as the "a plurality of redundancy memory blocks corresponding to each of the plurality of memory blocks," stated in claim 1, could be obtained easily by a person skilled in the art.

Document 1 (Fig. 2) describes a structure wherein one or more memory cells (MC1 through MCY) are adjacent to a first subword line (for example, WL11), and describes "substituting a redundant subword line RWL1 for a subword line WL11 wherein a failure has occurred" (in Fig. 2 and Par. No. 0055), so a structure wherein one or more memory cells (MC1 through MCY) are adjacent to and connected to one subword line (for example, WL11) described in Fig. 2 of document 1 corresponds to the structure of "having one or more adjacent memory cell rows or columns be a segment, which is a unit assigned for replacement" in claim 2.

International application No.
PCT/JP2004/009959

	· · · · · · · · · · · · · · · · · · ·			
. С а	nain published documents (Rule 43bis. I, and		F-12 - 4 - 4	District Account a state of
	Application No. Patent No.	Publication date (day/month/year)	Filing date (day/month/year)	Priority date (valid clain (day/month/year)
	JP 2002-194597∕	05.02.2004	03.07.2002	
	[E, Y]			•
•			· · · · · · · · · · · · · · · · · · ·	
			-	
•				
			•	
L No	on-written disclosures (Rule 43 <i>bis.</i> 1 and 70.5))		
L No	on-written disclosures (Rule 43 <i>bis</i> 1 and 70.5			ate of written disclosure
. No	on-written disclosures (Rule 43 <i>bis.</i> 1 and 70.5 Kind of non-written disclosure	Date of non-written (day/month/ye	lisclosure referr	ate of written disclosure ing to non-written disclosure (day/month/war)
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure
No		Date of non-written	lisclosure referr	ing to non-written disclosure (day/month/sear)
No		Date of non-written	lisclosure referr	ing to non-written disclosure
. No		Date of non-written	lisclosure referr	ing to non-written disclosure (day/month/sear)
. No	Kind of non-written disclosure	Date of non-written (day/month/ye	lisclosure referr	ing to non-written disclosure (day/month/sear)
. No	Kind of non-written disclosure	Date of non-written	lisclosure referr	ing to non-written disclosure (day/month/sear)
. No	Kind of non-written disclosure	Date of non-written (day/month/ye	lisclosure referr	ing to non-written disclosure (day/month/sear)
. No	Kind of non-written disclosure	Date of non-written (day/month/ye	lisclosure referr	ing to non-written disclosure (day/month/sear)

International application No.
PCT/JP2004/009959

Box No. VIII Certain observations on the international application

The following observations on the clarity of the claims, description, and drawings or on the question whether the claims are fully supported by the description, are made:

- 1. The description of claim 1 of "address bits that are each selected from said plurality of memory blocks and address bits that are each selected from said plurality of redundancy memory blocks are different" is unclear whether the difference is in having different bit lengths of the "address bits" or the positions of the corresponding "address bits."
- 2. The description of "adjacent to said word line or bit line" in claim 11 is unclear as to what is adjacent to what.

Form PCT/ISA/237 (Box VIII) (January 2004)

International application No.
PCT/JP2004/009959

Supplemental Box

In case the space in any of the preceding boxes is not sufficient. Continuation of: $Box\ V$

Document 1 describes that "first decoding signals PRA11, PRA12, PRA12, PRA13, and PRA14 are each mapped selectively to the first decoding signals PX1 - PX4" (in Par. No. 0044) to "substitute to redundant memory cells connected to redundant word lines that have other first decoding signals when, at the time that defective subword lines or defective memory cells that are connected to subword lines cannot be replaced with redundant memory cells that are connected to redundant subword lines that have the same first decoding signals" (in Par. No. 0060).

Here the "redundant memory cell connected to a redundant subword line that has the same first decoding signal" and the "redundant memory cell connected to a redundant subword line that has a different first decoding signal" are each provided with different "subredundant memory cell array blocks RMCA" (in Fig. 2 and Par. Nos. 0057-0059).

Consequently, the structure of "substituting a redundant memory cell that is connected to a redundant subword line that has a different first decoding signal when it is not possible to substitute a redundant memory cell that is connected to a redundant subword line that has the same first decoding signal when substituting a redundant subword line or a redundant memory cell that is connected to a redundant subword line for a defective memory cell that is connected to a subword line or a subword line wherein a defect has occurred" (see Par. No. 0060) corresponds to the structure in claim 2 of "said segment that adjacent that has a defect is replaced for any of the aforementioned mutually-differing plurality of redundancy memory blocks."

Claims 7, 11, and 12

The inventions according to claims 7, 11, and 12 do not appear to involve an inventive step based on document 1 cited in the ISR.

The structure of "each of the memory cell array blocks BLK1 through BLK4 including redundant memory cell array blocks" (in Fig. 1 and Par. No. 0013) and the structure of "replacing subword lines that have defects or defective memory cells connected to these subword lines for redundant memory cells that are connected to the redundant subword lines that have different first decoder signals correspond, respectively, to the structure of "the redundancy memory block is equipped physically for each memory block, and the structure of "said redundancy memory blocks are assigned in common logically to the aforementioned plurality of memory blocks."

Document 1 (Fig. 2) describes a structure wherein the "lower first decoding signals PX3 and PX4" outputted from the "first row decoder" are connected to the "submemory cell array block MCA" and the "redundant memory cell array RMCA," but the structure of an "address bit" and a "decoder" is the same structure as "inputting, into a decode circuit that selects a redundancy memory block, a plurality of least-significant bits of an address that is inputted into the decoder circuit that selects any of the aforementioned plurality of segments" could be achieved easily by a person skilled in the art.

Claims 5, 6, and 8-10

The inventions described in claims 5, 6, and 8-10 appear to involve an inventive step relative to the documents cited in the ISR.

The structure of "said plurality of segments being assigned sequentially and repetitively

International application No.
PCT/JP2004/009959

Supplemental Box

In case the space in any of the preceding boxes is not sufficient. Continuation of: Box V

to said plurality of redundant memory blocks," stated in claims 5 and 6, and the structure of "the first segment and the second segment of said plurality of segments are mutually adjacent and a first redundancy memory block that is assigned to a first segment, and the second redundancy memory block assigned to the second segment are different redundancy memory blocks, as described in claim 8, are not described in document 1, and these structures cannot be conceived of easily even by a person skilled in the art. The inventions described in claims 5, 6, and 8 provide the distinctive effect of making it possible to recover when defective blocks occur in a group in specific blocks, and reducing the number of fuses for the redundancy selecting circuit.

However, in document 2, which was published prior to the application of the present application and published after a previous application that is the foundation for the priority claims of the present application, describes the structure of "recovering from a defect through changing the address assignments when there is a total of two defective memory cells, one each in the right half and the left half of the same row in the memory cell array, where it is suggested that it is possible to substitute the "right half and left half of the same row in the memory cell array" and the "spare cell" in a repeating sequence.

However, in document 2, which was published prior to the application of the present application and published after a previous application that is the foundation for the priority claims of the present application, describes the structure of "recovering from a defect through changing the address assignments when there is a total of two defective memory cells, one each in the right half and the left half of the same row in the memory cell array, where it is suggested that it is possible to substitute the "right half and left half of the same row in the memory cell array" and the "spare cell" in a repeating sequence.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ other:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.